Current approaches to compute and exploit the flexibility of a component in an FSM network are all at the symbolic level [23, 30, 33, 311. Conventionally, exploitation of this flexibility relies on state minimizers for incompletely specified FSM's (ISFSM's) or pseudo non-deterministic FSM's (PNDFSM's) [33] . However, state-of-theart state minimizers cannot handle large ISFSM's or PNDFSM's [12, 14, 34, 8, 151. In addition, these exploitation techniques are at the symbolic level, not directly at the net-list logic level. We present a general approach to exploit exact or approximate flexibility directly at the net-list logic level, and we demonstrate that many sequential logic optimization techniques can be applied in exploitation. Moreover, we propose anew procedure for input don't care sequences. As a result, both computation and exploitation of input don't care sequences in larger FSM networks can be made efficient and effective. Finally, we give preliminary results on some artificially constructed FSM networks. Preliminary results indicate that our approachcan be effective in reducing the size of a component of an FSM network.
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As digital system design complexity increases, hierarchical specscation becomes vital. For example, hardware description languages, such as Verilog or VHDL, are typically used to specify industrial designs. Once the design is verified, logic synthesis tools are used to optimize the circuit implementation with respect to some objective. The objective can be mini" a r e a , " m delay, maximum testability, mini" power consumption, or any combination of these. An underlying model for a hierarchical specification in the synthesis and verification community is a network of interacting finite state machines (FSM's). In this paper, synchronous FSM networks with known initial states are considered. A severe limitation of current synthesis tools for sequential circuits is that only a single FSM is considered at a time, e.g., SIS [27] .
Theoretically, we can collapse an FSM network into a single FSM.
However, this is not preferred, because of the following reasons.
(1)
This single FSM may be too big to be handled by synthesis tools, e.g., state encoding programs. (2) Some components in the network may be non-deterministic FSM's which are not synthesizable, e.g., an abstract description of the environment. ( 3) The hierarchy specified by designers may contain important information which is useful for an efficient implementation. (4) Some modules may already be synthesized well and should not be touched. With hierarchical specification. each component is likely specified in a reasonable size. Therefore, another approach to synthesizing an FSM network is to synthesize one component at a time. Due to interaction with other components, the controllability and observability of a component are reduced, so the flexibility for implementing this componentincreases.
By exploiting this flexibility, the quality of the implementation may be improved. Therefore, a key to logic optimization in a hierarchical specification is to consider the interaction between components. The flexibility in the context of an isolated combinational circuits canbe expressedby don'tcares, and for anindividualcomponentin a hierarchically specified combinational circuit, a Boolean relation [3] (observability relation [24] ) is required to express all its flexibility. Similarly, exploitation of flexibility is important for sequential circuits. Several approaches have been proposed. For example, in [20] , unreachable or equivalent states are used in the optimization of an 1 Introduction ' This project was supported by NSF underconuactnumber MIP-8719546. isolated sequential circuit. In this approach, a circuit implementation is given as the starting point.
In the case of an individual component in an FSM network, there are several approaches. The 6rst approach [33] used a pseudo nondeterministic FSM (PNDFSM), called the E-machine, to express all flexibility. Later, [ 17, 11 proposed different construction methods for the E-machine, but subset construction [22] is required in the general case. The expioitation of the E-machine usually is done by state minimization of PNDFSM's [34,8, 151.
Another approach (which is an approximate one) is based on the notion of don't care sequences [23] . There are two kinds; input and output don't care sequences. Consider the cascade machine in On the other hand, the flexibility in implementing MI when cascaded with M2 is called output don't sequences. Devadas [2] proposed a method to exploit sequential output don't cares, and later Rho et al. [23] generalized Devadas' procedure to compute furedlength output don't care sequences. Another approach based on FSM equivalence checking for approximating the set of output don't care sequences was proposedin [31] .
The [12 14,34,8,15] .
For example, the computation of input don't care sequences in FSM networks can be efficiently done; however, the exploitation of them using s?te minimization is difficult [30] since the problem of exact state " j z a t i o n of ISFSM's is Np-hard. To circumvent this, approximations are required to trade off between quality and efficiency [23, 30] . As a result, much flexibility may be lost.
Furthermore, in contrast to net-list logic optimization techniques for sequential circuits, these algorithms do not use a circuit implementation as the starting point; the exploitation is not performed at the net-list logic level. In terms of efficiency, effectiveness, and the s u e of circuits, optimization techniques for sequential net-list logic circuits are in a more mature stage than symbolic methods, since most are able to produce acceptable results in larger circuit designs. However, manipulating symbolic information is indispensable for computing the flexibility of a component in an FSM network.
With this motivation, we propose a general approach which takes a circuit implementation as the starting point and computes the flexibility at the symbolic level, but exploitation is directly at the net-list logic level. In addition, we discuss the difficulties in previous approaches [16, 30] , and then weproposeanewprocedure whichmakes both computation and exploitation of input don't care sequencesmore efficient and effective. This procedure does not require a subset construction [22] as in the Kim and Newbom's procedure [16] . As a result, this procedure look promising for larger FSM networks. Finally, we give preliminary results on some artificially constructed 
Preliminaries 2.1 Finite Automata and Finite State Machines
A deterministic finite automaton (DFA), A, is a quintuple (K, I:, 6 Figure l The single stuck-at fault model assumes that a sidgle fault at a given wire in the circuit causes that wire to be permanently at a high voltage level (stuck-at-1), or a low-voltage level (stuck-at-0). Let M be a logic implementation of a CSFSM. A sequence of input vectors is a test for a fault f of M if it causes output values different from those of the fault-bee machine when it is applied to machine M with the single €ault f starting from the reset state. I€ a fault f has no test, it is redundant. relahon, is a finite subset of (t C x C" x IC, and I:* the set of all strings A finite state machine ( J SM), M, is a quintuple (I, 0, Q, T , 40) associated with a unique next state n. 6 completely specrfred FSM
Set Computation and Operators
We denote B designate as the set {0,1}. Let E be a set and S C E. Reduced ordered binary decision diagrams (BDD's) [4] are well suited to represent the characteristic functions of subsets of a set, and efficient algorithms exist to manipulate them to perform all standard Boolean operations. As a result, the above set operations can be done efficiently.
The reachable states can be computed efficiently using implicit state enumeration techniques introduced by Coudert et al. [7] . This approach is based on representing a set of states by a characteristic function which can be manipulated effectively using BDD's. In the following, we represent a finite state machine implicitly by a characteristic function using BDD's. The distance between two vertices a, p E B is defined as [7, 28] Using the above distance metric, a total ordering of all the vertices of a Boolean space relative to some reference vertex a can be defined; order(x) = d ( a , x). Definition 5 Given a E B", C C_ B", the closest interpretation of a in C for a given variable ordering is defined as [19] f i f
The closest interpretation P, relative to a reference vertex a, is unique for a given variable ordering. The fact that the set of permissible behaviors due to input don't care sequences can be expressed using an ISFSM was demonstrated in [30] That is, a PNDFSM or an ISFSM can be used to implicitly express a collection of permissible behaviors. They are defined as follows and are consistent with the definitions of [33, 30] . The set of permissible behaviors expressed by an ISFSM may not be equivalent to the defined behavior of an ISFSM, since an IS-FSM may be input-incomplete, i.e., having unspeci6ed transitions. By definition. an unspecified wansition never happens, so it can be arbitrarily associated with any output value from that transition on. Consequently, unspecified transitions should be interpreted to be permissible. We pictorially explain the construction in Debition 9 in Figure 3 . For the rest of the paper, the set of permissible behaviors expressed by a PNDFSM M (a CSFSM, or an ISFSM) is denoted as In this section, we do not concentrate on computing the flexibility which canbe found in [30,33,17,1]. After computing the flexibility, the optimization problem reduces to finding a permissible realization from a PNDFSM or an ISFSM with respect to some objective, such as area, testability, timing, power and etc. Conventional approaches employ state minimizers for PNDFSM's or ISFSM's [12, 14,34,8, 151 to explore such a permissible realization, However, no existing state "izer can efficiently handle large PNDFSM's or ISFSM's. For example, the problem for exact state minimization of ISFSM's is NP-hard. To trade off betweenquality andefficiency, approximations on PNDFSM's and ISFSM's may be needed; consequently, much flexibility may be lost. How much approximation is needed hinges on the ability of state minimizers, since approximation needs to be perf'ormed so that the state minimization can be completed. If too much approximation is performed. it may turn out that very limited information canbe actually exploited. This becomes a problem when we consider optimization of large FSM networks.
L(dM).

Definition 10
Furthermore, these state " i z e r s explore a permissible realization at the symbolic level where the logic implementation objective is hard to estimate. The optimization objective of standard state is to find an FSM with the minimum number of states. State "afity is only a heuristic and does not imply that the resultant logic circuit after state encoding is optimized. Jn fact, it is just regarded as a good starting point for state encoding. In addition, if a circuit implementation is given as the starting point which may be useful for further optimization, state minimizers will completely ignore it. In this sense, state minimization techniques are 'distant' to optimality at the net-list logic level. In comparison, sequential optimization techniques at the net-list logic level are more mature in terms of their efficiency and effectiveness; hence the size of circuits they can handle is larger. Moreover, they work much closer to the optimality at the net-list logic level. In the rest of this section, we propose a general approach to exploit PNDFSM's and ISFSM's directly at the net-list logic level, Don't-care-based approach. This is the conventional approach [2] , widely used in logic synthesis. This set of techniques includes kernel extraction, re-substitution, elimination, and node simplification [2] . These techniques normally can make a large improvement from a given initial circuit [2, 26, 271 . Note that unreachable states can be regarded as don't cares during node simplification. Besides the node simplification method, another powerful approach to exploit don't cares is Muroga's transduction methods [211.
Sequential ATPG-based techniques. This is agreedy method and needs a good starting point, so the first set of techniques may be employed first. There are many existing efficient and It is easy to design a local search (steepest decent) algorithm which iteratively runs these logic optimization techniques in some order before a CPU run-time limit is reached or an acceptable logic realization is achieved. Reencoding and re-synthesis can be used to jump out of a local optimum. Like state minimizers, our approach is also a heuristic of exploiting PNDFSM's and ISFSM's to find a good permissible realization with respect to some optimization objective. However, our approach has the following main advantages. The worst case complexity of subset construction is exponential in the number of states [22] . To trade off between quality and efficiency, approximations can be made using techniques in [23, 30] . However, some flexibility may be lost. With a similar formulation to the FSM observability network, in the next section we present anew procedure for input don't care seauences in general FSM networks. This new redundancies can be removed later. This idea is similar to transduction methods in [21] but for sequential circuits. procehure does not use &ISFSM 6 express the flexibility due to input don't care seauences. and no subset construction is reauired. The exploitation is' also p&formed at the net-list logic level. IAs a result, both computation and exploitation of input don't care sequences can be ma& efficient and effective.
Logic Optimization of FSM Networks Using Input
Don't Care Sequences
In this section, we concentrate on both computation and exploitation of input don't care sequences in general FSM networks. First, we
give an overview of previous work, and then discuss difficulties in computing and exploiting hput don't care sequences. Afterwards, we present a new procedure for input don't care sequences i n general FSM networks.
Reencoding and re-sYn&esis. After a few itemtions of the above two optimization techniques, n f~ may have been simplified to a reasonable size for re-encoding, e.g., the number of states may have been reduced. We may then be able to re-encode and re-synthesize n f~. There are good encoding algorithms for both two-level andmulti-level logic implemen- 2. Convert A' to a minimized completely specifiedDFA A. This can be done by using the subset construction [22] and then state minimization for DFA 1131. Note that efficient (n log n) state minimization for completely specified machines can be used, since the subset construction produces a completely specified deterministic machine. 
Input Don't Care Sequences in General FSM Networks
Intuitively, computation of input don't care sequences for a component in an FSM network of arbitrary topology is much more complicated than for a cascade circuit. Nevertheless, it is not theoretically harder.
Wang and Brayton [30]
demonstrated that the problem of computing and exploiting input don't care sequences for a component in an FSM networks with an arbitrary topology can be reduced to one for a cascade circuit. They derive an abstract driving machine in the computation of input don't care sequences in an FSM network.
The pictorial explanation is shown in Figure 5 . For example, the abstract driving machine to M2 in Figure l(a) is M I , while the abstract driving machine to M2 in Figure 5(a) is MI x Mz. The abstract driving machine for a component in an FSM network is the composite machine of all components in this network, i.e., the network itself.
However, if a component M2 is in a one-way communication with other components as in Figure l(a) , its abstract driving machine will reduce to M I . Then steps 1 and 2 of the K-N procedure can be used to compute the exact input don't care sequences. The correctness of the exploitation of input don't care sequences was proved in [30] . Therefore, with the notion of the abstract driving machine, the K-N procedure works in general FSM networks. In addition, in [30] an efficient implementation of the K-N procedure using BDD's was proposed.
An abstract driving machine itself may be a nondeterministic FSM which can be a collection of permissible FSM's; however, this does not affect the computation and exploitation of input don't care sequences i n the K-N procedure. Consequently, we may start with a network of machines some of which are nondeterministic (e.g., the environment may be one of the machines).
Unfortunately, the worst case complexity for the transformation from an NFA to a DFA (i.e., from A' to A) using subset construction is exponential in the number of states [22] . Further, even if A can be built in a reasonable time, the resultant product machine M2' may have a large number of states before state minimization. Therefore, there are two purposes for approximations of input don't care sequences.
Practical Issues of the K-N Procedure
(1) Control the possible state explosion in the subset construction. ( 2) The resultant modified machine M2' should be small enough for state minimizers.
Consider the cascademachine MI 4 M2 in Figure l(a) . Note that MI may be the abstract driving machine for M2. Let output sequences producedby MI be L(M,"), aregularlanguageover alphabet 12. For computing and exploiting only a subset of input don't care sequences, any regular language C' such that C(M,") 5 L ' E 12' gives rise to a feasible subsetE of input don't care sequences. Approximation methods in [23, 30] can be used.
Approximation needs to be performed so that the state miniiization of Mz' can be completed in the K-N procedure. As a consequence, even if input don't care sequences can be efficiently computed in an FSM network, after approximation it may tum out that very limited information can be actually exploited. Also, even if we use the exploitation approach in Section 3, we still have the problem in the subset construction. In the rest of this section, we propose a new procedure to circumvent the subset construction; as a result, both computation and exploitation can be made efficient and effective.
Logic Optimization of the Driven Machine in a Cascade Circuit
Consider a cascade circuit M G MI -+ A42 as shown in Figure   6 (a), where MI is the driving machine, and A42 the driven machine. MI and M2 are logic implementations. Our goal is to optimize M2 while the behavior of MI is kept unchanged. We can employ logic optimization techniques in Section 3.2 to optimize M2.
We require that the behavior of MI be kept unchanged and that X is the only communicating variable between MI and M2. That is, we are only concemed about the logic optimization of M2. Therefore, some logic optimization technique as described in Section 3.2 may need to be modified to optimize M2 only. For example, a simple modification to the redundancy removal method is to set X as observable outputs. This guarantees that the behavior of MI is the same as before. That no intemal nodes in MI are allowed to connect to M2 guarantees that X is the only communicating variable. With this setting, we can perform redundancy removal on M and then disassemble MI from M afterwards. This results in an optimized circuit of M2 using redundancy removal. This is illustrated in Figure 6 (b). Note that MI need not be deterministic. If it is non-deterministic, it can be input determinized by adding additional inputs controlling the nondeterminism. The resulting network can be fed into SIS where sequential redundancy removal can be performed.
From the K-N procedure [16] , the flexibility of implementing M2 comes h m input don't care sequences. Logic optimization techniques in Section 3.2 exploit input don't care sequences in different ways. In the next subsection, this is discussedin more detail.
External Don't Cares and Sequential Redundancies vs. Input Don't Care Sequences
Let output sequences generated by MI be L(Mi'). Based on the K-N procedure, the flexibility of M2 when cascaded by MI is due to output sequences not generated by M I , i.e., C(M,"). In the following, we investigate the relationship between this flexibility and logic optimization techniques as described in Section 3.2.
-e Figure 7 : (a). The specified behavior of M with restricted input sequences L(A). (b) . Construction of a driving machine D to M . The set of output sequences of D is equivalent to C(A).
We consider two exploitation techniques. Node simplification can exploit extemal don't cares both effectively and efficiently [Z] . Output values not generated by MI are extemal don't cares to M2. Therefore, node simplification only exploits partial flexibility; nevertheless, when combined with other optimization techniques, such as kemel extraction, elimination etc., we can efficiently get a good starting point for sequential ATPG-based techniques. Let the transition relation of MI be 3 (e, pl , nl , s), the output values not generated by
Output sequences not generated by MI are input don't care sequences to M2. We prove that they are precisely what is exploited by sequential ATPG-based techniques. Consider the cascade machine in Figure 6Ca ). We assume that A41 is deterministic. 
Logic Optimization of an FSM with Input Don't Care Sequences
Theorems 4.3 and 4.4 lead to a method to optimize a machine M with input don't care sequences which, say, are not accepted by A. Figure 7 (a) shows conceptually the specified behavior of M with input sequences C ( d ) When an input sequence S is accepted by A, there is a corresponding output sequence. If S is not accepted by A, there is no output.
In practice, C(d) must be produced by another FSM (deterministic or non-deterministic) such that it can be the set of input sequences to M. we arbitrarily assign it to any one of the specified transitions from s with the corresponding output. The resultant FSM D is completely specified and deterministic, and its set of output sequences is equivalent to C(A). Bk is assigned to be the new input value. Afterwards, for any unspecified value in Bk, we arbitrarily assign it to any one of the specified transitions from s with the corresponding output. The resultant FSM D is completely specified and deterministic, and its set of output sequences is equivalent to L(A). This is a form of "input determinization".
Since the above construction needs explicit enumeration which may not be efficient, in the following, we provide an implicit method for constructing such a CSFSM D directly from A. 
TDi(i,p, n,"). 
Generalized K-N Procedure in Logic Optimization of FSM Networks
Based on the discussions i n Sections 4.5 and 4.6, we propose an approach for logic optimization of a component in a general FSM network using input don't care sequences. Given a logic implementation of a component MZ in an FSM network, our procedure works as follows.
1. Construct the abstract driving machine M I , same in DO]. It may be non-deterministic.
2.
Construct an NFA A' to accept the language produced by machine M I , as in the first step of the K-N procedure.
3. As described in Section 4.6, construct a CSFSM D whose set of output sequences is equivalent to L(A'). Then derive a logic implementation of CSFSM D. 4 . Use the various optimization techniques in Section 3.2 to optimize M2.
Note that if A41 is deterministic, it can be handled by sequential optimization, hence we may use it directly in step 3. Our approach can be regarded as a generalization of the K-N procedure, but no CPU time in seconds on a DEC 3000/500AXP (1 60MB memory).
* f u l l -s i m p l i f y i n s c r i p t . r u g g e d issetto500seconds.
subset construction is needed. This is because, in a sense, we do not use an ISFSM Mz' to express the flexibility due to input don't care sequences. Exact input don't care sequences can be approximated. Many approximation methods for dealing with large FSM networks have been proposed in PO]. There are many other approximation methods, e.g., hiding some state variables from A', and grouping states of A' etc. With our approach and powerful state-of-the-art sequential optimization techniques, less approximation is required, i.e., more input don't care sequences can be exploited.
Experimental Results
We present preliminaTy results on small networks. Due to the lack of FSM network benchmark examples, most of the examples here are obtained by connecting FSM's from MCNC benchmarks. These FSM's are completely specified and state-minimal. We have implemented the new procedure for input don't care sequences as described in Section 4.7. Table 1 shows experimental results for some cascade circuits consisting of two FSM's. The circuit topology of these examples is shown in Figure 6(a) . We employ both the K-N procedure and our procedure to optimize MZ and then compare their results. Note that MI is a CSFSM, so in our approach we don't use the methods in Section 4.6 to construct a CSFSM D whose set of output sequences is equivalent to that of M I . The logic optimizer used is SIS 1271, and its standard optimization procedure is called s c r i p t . rugged 126) which includes kernel extraction, re-substitution, elhimtion and node simplifrcatwn. In this experiment, we use unreachable states as don't cares which are exploited in node simplification. The initial circuit of A42 is obtained by running s c r i p t . rugged once.
For the K-N procedure, we use the bounded subset construction in [30] ; the bound on the number of states is set to 64. The state minimizer used here is S T M A [12] . Afterwards, the state-minimized machine is encoded using E D 1 [18], and then optimized by running script. rugged twice.
Our procedure takes the given circuit implementation of M2 as the starting point. Extemal don't cares, i.e., output values not generated by M I , are extracted and then exploited in s c r i p t . rugged. This corresponds to the first set of optimization techniques in Section 3.2. We then use the construction in Figure 6(b) , and apply the red-removal command in SIS to remove sequential redundancies. This corresponds to the second set of optimization techniques in Section 3.2. The results shown in Table 1 are obtained by running these two sets of optimization techniques twice.
Our procedure achieves better results except for examples ce2 and ce4. For the third set of examples (ce9, celO, cell and ce12). STAMINA cannot efficiently exploit input don't care sequences computed by the K-N procedure. As shown in Table 1 , not only the factoredliteral count is reduced, but also the number of states is reduced. Most of CPU time for our procedure is spent either in node simplification or in removing sequential redundancies.
We also conducted the following experiments: (1) Apply our procedure on the results obtained by the K-N procedure. (2) Perform re-encoding and re-synthesis on the results obtained by our procedure. We compare these results in Table 2 . For the first experiment, improved results are obtained, but half are still inferior to the results obtained by our procedure alone (see Table 1 ). For the second experiment, re-encoding and re-synthesis produce the best results except for examples ce4 and cel0.
In our experiments, only redundancy removal is used, and we expect that better results can be achieved if redundancy addition and removal in [I 11 is employed. These preliminary results indicate that our approach together with the notion of abstract driving machines 1301 is promising for computing and exploiting input don't care sequences in general FSM networks.
We plan to integrate the algorithm for computing E-machines in [l] and our approach in Section 3, and then study various trade-offs about efficiency andeffectivenessbetweeninput don't care sequences and E-machines in FSM networks.
Conclusion
We presented a novel approach for exploiting exact or approximate flexibility for a component in an FSM network directly at the netlist logic level. With our approach, many existing sequential net-list logic optimization techniques canbe applied to exploit the flexibility. Moreover, we proposed a new procedure to facilitate both computation and exploitation of input don't care sequences in general FSM networks. Multi-level logic optimization of larger FSM networks can then be acheved. Preliminary results look promising but more FSM networks must be experimented on.
